Run procedures: Difference between revisions
Jump to navigation
Jump to search
Tlauritsen (talk | contribs) |
Mcarpenter (talk | contribs) No edit summary |
||
Line 1: | Line 1: | ||
==start DAQ== | ==start DAQ== | ||
There are 3 controls associated with Run Control on the main page of either GUI | |||
* | * Start/Stop - this is self explanatory. Pushing to start begins taking data. | ||
* | * NoSave/Save - If set to Save, IOC buffers fill with data. You must attach a receiver to each digitizer IOC or the system may crash horribly once the buffers fill up. | ||
* | * Copy/Sort - In Sort mode, the data out of the IOC is time ordered according to the time stamp. | ||
Good instructions makes things easy, that is why we have none. | Good instructions makes things easy, that is why we have none. |
Revision as of 22:45, January 28, 2013
start DAQ
There are 3 controls associated with Run Control on the main page of either GUI
- Start/Stop - this is self explanatory. Pushing to start begins taking data.
- NoSave/Save - If set to Save, IOC buffers fill with data. You must attach a receiver to each digitizer IOC or the system may crash horribly once the buffers fill up.
- Copy/Sort - In Sort mode, the data out of the IOC is time ordered according to the time stamp.
Good instructions makes things easy, that is why we have none.
stop DAQ
write your instructions here
Changing gain in Phill's signal box
write your instructions here
Linking two or more systems
write your instructions here
syncing two systems
For DGS
- Goto trig0 window.
- Turn off SYNC U - listed under LRU Control
- Make sure receive/send power is on for L & U
Note: If SYNC U is turned off - an Impeartive sync by DGS will reset the master clock on DFMA.
For DFMA
- Goto Trig0 Window
- Under Misc Control - turn on both undefined buttons
- Pull up diagnotsitc window on trig0.
- Set Clrk Source to LINK
- Set Nim1 and Nim2 out on master trigger module FMA
Note: Clock Source cannot be set to LINK in GUI. Set address 0x8D0 in slot 0 to set 1 for trigger modules. This needs to be fixed in Driver by Tim.
receivers
write your instructions here
cables
write your instructions here
changing FPGA Firmware code
write your instructions here