Run procedures: Difference between revisions
Jump to navigation
Jump to search
Mcarpenter (talk | contribs) |
Mcarpenter (talk | contribs) |
||
| Line 25: | Line 25: | ||
For DGS | For DGS | ||
* Goto trig0 window. | |||
* Turn off SYNC U - listed under LRU Control | |||
* Make sure receive/send power is on for L & U | |||
'''Note:''' If SYNC U is turned off - an Implicit sync by DGS will reset the master clock on DFMA. | '''Note:''' If SYNC U is turned off - an Implicit sync by DGS will reset the master clock on DFMA. | ||
| Line 33: | Line 33: | ||
For DFMA | For DFMA | ||
* Goto Trig0 Window | |||
* Under Misc Control - turn on both undefined buttons | |||
* Pull up diagnotsitc window on trig0. | |||
* Set Clrk Source to LINK | |||
* Set Nim1 and Nim2 out on master trigger module FMA | |||
'''Note:''' Clock Source does not set to link. Set address 0x8D0 in slot 0 to set 1 for trigger modules. This needs to be fixed | '''Note:''' Clock Source does not set to link. Set address 0x8D0 in slot 0 to set 1 for trigger modules. This needs to be fixed | ||
Revision as of 22:02, January 4, 2013
start DAQ
this is how you start the daq,
- first you do this
- then you do that
- and then it crashes
- and then you call Mike
Good instructions makes things easy, that is why we have none.
stop DAQ
write your instructions here
gtsort
write your instructions here
linking two or more systems
write your instructions here
syncing two systems
For DGS
- Goto trig0 window.
- Turn off SYNC U - listed under LRU Control
- Make sure receive/send power is on for L & U
Note: If SYNC U is turned off - an Implicit sync by DGS will reset the master clock on DFMA.
For DFMA
- Goto Trig0 Window
- Under Misc Control - turn on both undefined buttons
- Pull up diagnotsitc window on trig0.
- Set Clrk Source to LINK
- Set Nim1 and Nim2 out on master trigger module FMA
Note: Clock Source does not set to link. Set address 0x8D0 in slot 0 to set 1 for trigger modules. This needs to be fixed
receivers
write your instructions here
cables
write your instructions here
changing FPGA code
write your instructions here